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Abstract' 
This paper explores different trade-offs associated to 
the design of analog VLSI chips. These trade-offs are 
related to the necessity of keeping the analog accuracy 
while taking advantage of the possibility of reducing the 
power consumption, increasing the operation speed, and 
reducing the area occupation (i.e., increasing the density 
of processors), as fabrication technologies scale down into 
deep sub-micron. 
, 1. Introduction 
During the last few years several sensory-processing 
analog.VLSI chips have been reported that are capable to 
"sense" images and "process" them concurrently [ 11. 
Some of these chips also incorporate the basic functional 
features of general-purpose processors (stored-program- 
mability, data memories, etc.) [2] and some basic deci- 
sion-making and actuation circuitry; they hence define a 
first step towards the implementation of Vision Systems 
on Chip [3] [4]. 
The design of these chips is challenging due to the 
necessity to combine analog accuracy with small power 
consumption, large speed and large pixel density. Some of 
the reported chips feature quite good performance figures: 
1 . 3 5 ~  lO"OPS/W and 4.4 x 1090PS/mm2 are reported 
for the chip in [4], which clearly outperforms conventional 
digital-based vision machines. 
It can be expected that these figures can be further 
enhanced through the use of scaled-down technologies 
(the chip in [4] is realized in 0 S p m  CMOS). However, 
one problem arises due to the necessity of keeping the ana- 
log accuracy, and hence the quality of the analog design, 
as transistor sizes decrease. In this paper we first identify 
mismatch as the main limit for the analog accuracy and 
then explore different trade-offs associated to the analog 
design of vision chips in the presence of mismatch. 
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2. Mismatch vs. Noise as Limiting Factor 
The precision of any analog circuit is always con- 
strained by different sources of unpredictable errors. 
Among them mismatch make two nominally identical 
devices to behave differently when they are used in a real 
integrated circuit. Based on the formulation of mismatch 
as a function of device geometries in [5], the variance of 
the large signal transconductance parameter p , the thresh- 
old voltage V,, and the slope factor n * 2  as function of 
the device area and aspect ratio can be represented as, 
P 
2 2 2 
fJ 2 (V,) = AV,, -+- BY,, +- vm 
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where A is the transistor channel area and S is the transis- 
tor aspect ratio. 
Another accuracy limiting factor is noise. Noise is an 
unpredictable contribution to the instantaneous current of 
a MOS transistor whose effect in analog array implemen- 
tations is often neglected due to the relative low accuracy 
needed by the process when compared to the limits that 
noise imposses.This limit have been some orders of mag- 
nitude above the required processing accuracy for many 
years [2]. However, the continuous trend towards low- 
voltage power supplies is reducing the signal range 
whereas noise limits are not reduced. This effect reduces 
the theoretic possible SNR and is becoming an actual limi- 
tation for even moderate accuracy analog processing. 
2. In the original model, the variance was formulated for the 
body effect factor y . a2(n,)can be obtained as a func- 
tionof a2(VT,) and 0 2 ( p ) .  
The equivalent noise current for a MOS transistor can 












where h and Af vary between 1 and 2; G , ~  = 
= p .  (vG- vm-npvS) within ohmic region and 213 of 
this quantity in saturation; and g, = at,,/avGs is the 
small signal transconductance parameter . 
Let us consider that the only significant mismatch 
error is that on the large signal transconductance param- 
eter p - as it actually happens in many practical circuits 
used for stablishing interconnections in analog array 
processors [4]. In terms of the transistor area A and 
aspect S this error is expressed as, 
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Under similar assumptions, the noise contribution 
can be approximated by: 
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r , 2.7- -  *.us. . . We can now assign some typical numerical values for a 0.5 pm CMOS technology and graphically represent 
noise and mismatch contributions as functions of the 
channel area and aspect ratio in order to compare them 
and, thus, to obtain which is the limiting one. Using typ- 
ical parameters for CMOS 0.Spm: x, = 2.75V, 
xmax = wmax = 0 . 4 V ,  Ym = O.65VI p,, = 588cm2V-'s-*, 
cox = 3.4/Fpm-', K, = 3.6 x 10-25v2F and considering a 
bandwidth lmHz  to SMHz , the graphs in Fig.1 
results. There we see that for devices with channel areas 
of about 50pm the matching level sets an accuracy 
slightly above 8 bits while for this same area and a 
channel aspect ratio of 0.1 the noise poses a limit in the 
resolution of 10.48 bits , far beyond from that posed by 
mismatching phenomena. 
2 
3. Effect of Scaling Process 
Let us assume that a factor of h is applied to obtain 
the next minimum feature size, that is, lateral dimen- 
sions scale as, 
Noise Contribution 
Channel Aspect (Log. scale) 
Matching Contribution 
Therefore, the gate oxide thickness, that approxi- 
mately evolves in current technologies as to, = G, 
scales as: 
Assume that the synapse size define the achievable 
cell density, 
(7) 
1 Densi ty  = - 
LX.LY 
where Lx and L y  are the synapse width and length; as 
technologies scale down, Densi ty  will evolve accord- 
ing to: 
(8 )  
Another important parameter whose evolution needs 
to be considered is the time constant which for transcon- 
ductance type synapses can be expressed as: 
2 
Densi tynew = h . Densitynew 
v - 94 
7 = c / g ,  (9) 
In the case of the one transistor synapse [4] employed 
to implement large analog processing arrays, the 
transconductance parameter is approximately given by: 
g ,  = P. (V , -V , )  = ~ ~ . C O X ' S ~ W  (10)
where w is the weight control signal [4]. 
On the other hand, assuming that the capacitor is 
implemented by using the gate capacitance of a MOS 
transistor (either N or P type) whose drain and source 
terminals are connected to the appropriated DC level 
(either supply, ground or any convenient level), the 
capacitance value neglecting border effects is approxi- 
mately given by 
C E  Cox.  A (1 1) 
This strategy for the implementation of the capacitor 
results into the smallest area occupation; also, the capac- 
itor nonlinearity is not crucial for analog array proces- 
sors [2]. 
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and scales as: 
. h-2 (13) - ' n e w  - ' o l d  
We should also examine the way in which the reduc- 
tion of the technology sizes affects accuracy. The ques- 
tion is, what happens with the technological parameters 
related to the accuracy issue when the technology scales 
down? Do they scale down also? 
The answer is that not all of them scale as technology 
does. The historical trend shows [7] that scaling down 
produces. a reduction of the main important parameter 
related with mismatching effects on the V,, parameter, 
AV,, , as technology shrinking evolves - see Fig.2. 
However, accuracy in the behavior of the one transis- 
tor synapse mainly refers to the existence on a random 
spatial distributed error in the effective weight value 
( p . w ) due to the random fluctuations on the P tech- 
nological parameter. 
The historical trend of A B  parameter differs from 
that of A y,. It is observed that, contrary to A vm, A g  
parameter has remained practically unchanged for many 
generations of technologies having smaller and smaller 
minimum feature sizes. 
Therefore, the accuracy related errors of the transistor 
current are approximately given by: 
and will evolve as: 
Consequently the relative error, 
GI 
ax 
E = - - .  
will grow according to: 
' n e w  = 'old (17) 
We can conclude that accuracy is expected to be 
degraded as technologies scale down, if transistors are 
designed keeping the same area relative to the technol- 
ogy feature size. Indeed, accuracy can only be kept by 
approximately maintaining the same absolute area. Of 
course this statement is based on the historical trend of 
shrinking process and we do not know what will happen 
tomorrow but no indication about a possible change in 
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4. Design Trade-offs 
Analog design art mainly consists, apart from many 
other things, of the combination of many design equa- 
tions involving power consumption, speed, and accu- 
racy. Typically, the objective is to meet the design 
requirements by minimizing (or maximizing) a certain 
F.O.M., Figure Q f  Merit, using the physical parameters 
of the transistors - area and aspect - as design variables. 
Unfortunately, it is not possible to obtain a design by 
optimizing independently each of the existing design 
equations since they show cross-relationships among 
them. The problem, in these cases, becomes a problem 
of optimizing, at the same time, several design equa- 
tions. 
4.1.  Accuracy vs. Density 
The dependence of the mismatch level with the chan- 
nel aspect ratio is low for moderately large values of 
channel areas. Due to this, the channel area ( A  ) is con- 
strained by the required accuracy and therefore it can be 
written that the precision P satisfies: 
where P is defined as: 
Im ax 
=I 
p =  -
On the other hand, the density of synapses, that is, the 
number of synapses per area unit, can be basically 
expressed as: 
Korea  Density = -A 
where A is the channel area ( W. L ) and Korea is a 
constant that includes the influence of the routing lines, 
diffusion regions etc. on the achievable density. 
Hence, a first trade-off can be formulated 
Accordingly to this, maximum achievable accuracy 
and cell density can not be separately optimized since 
the maximum the accuracy, the minimum the density 
and vice versa. 
4.2. Speed vs. Power. 
expressed as: 
The maximum power consumption of a synapse is 
P o w  = v .  I = W m a x .  p o C o x S . x m a x .  Wmax - 
2 (22) - - b o .  Cox.S.wmaxxmax 
While the minimum time constant - maximum weight 
value - is given by 
Therefore, 
Consequently, it seems that the only way to minimize 
this figure - reduce the power consumption and increase 
the speed - is by reducing the synapse’s area. Neverthe- 
less it automatically leads to a reduction on the achiev- 
able accuracy. On the other hand, reducing the signal 
ranges - xmax or wmaX - will directly degrade the sig- 
nal to noise ratio and then the accuracy. 
A global figure of merit involving speed accuracy 
and trade-off can be formulated in the following way, 
Since A p  does not show any evolution as technology is 
scaled down, this F.O.M. only depends on technology 
scaling process as Cox does. Therefore, since 
C o x  = & it is expected that the F.O.M. will increase - 
will worsen - in the future. 
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